R. Castro-López F.V. Fernández O. Guerra-Vinuesa Á. Rodríguez-Vázquez

Attaining at the core of the problem, Brane-Baard Methodologies and Tools in the Design of Analog and Mined-Signal Integrated Circuits presents a framework for the reme-based design of AMS circuits. The framework is founded on three key elements.

(1) a CAD-supported hierarchical dougn flow that facilitates the incorporation of AMS reasible blocks, reduces the overall dougn time, and expedises the management of increasing AMS design complexity.

(2) a complete, clear definition of the AMS reisable block, structured into three separate facets or views, the behavioral, structural, and layout facets, the first two for top down electrical synthesis and bottom up verification, the lister used during between up physical synthesis.

(3) the design for reasability set of tools, methods, and guidelines that, relying on intensive parameterisation as well as on design knowledge capture and encapsulation, allows to produce fully reasable AMS blocks.

Renor Based Methodologies and Tools in the Design of Analog and Mined Sugai Integrated Criteria for increase very denied, trained, and depth, overage of all increase and mean here preparities of remainder AMS Mecha, as well as a theoreagh description of the methodic indicide increase or any initial methods. The the second second second second of a second second second second second second second or current born the remainder Mech yields in baselines (as design time and correct sectorsman).



**Reuse-Based Methodologies** and Tools in the **Design of Analog** and Mixed-Signal Integrated Circuits



# REUSE-BASED METHODOLOGIES AND TOOLS IN THE DESIGN OF ANALOG AND MIXED-SIGNAL INTEGRATED CIRCUITS

## Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits

by

R. CASTRO-LÓPEZ IMSE-CNM-CSIC, Spain

F.V. FERNÁNDEZ University of Seville, IMSE-CNM-CSIC, Spain

O. GUERRA-VINUESA University of Seville, Spain

and

Á. RODRÍGUEZ-VÁZQUEZ University of Seville,

Spain



A C.I.P. Catalogue record for this book is available from the Library of Congress.

ISBN-10 1-4020-5126-3 (HB) ISBN-13 978-1-4020-5126-5 (HB) ISBN-10 1-4020-5139-5 (e-book) ISBN-13 978-1-4020-5139-5 (e-book)

Published by Springer, P.O. Box 17, 3300 AA Dordrecht, The Netherlands.

www.springer.com

Printed on acid-free paper

All Rights Reserved © 2006 Springer No part of this work may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, microfilming, recording or otherwise, without written permission from the Publisher, with the exception of any material supplied specifically for the purpose of being entered and executed on a computer system, for exclusive use by the purchaser of the work.

Printed in the Netherlands.

Rafael Castro López To my family and friends Francisco V. Fernández To Eli, Judit, and Nuria Óscar Guerra Vinuesa To my wife and daughters Ángel Rodríguez Vázquez To my former doctoral students and current friends

### Contents

Preface		xi
1 INTR	ODUCTION	1
1	Problem overview: The design gap	1
	1.1 Evolution of the semiconductor industry	1
	1.2 The design gap	5
	1.2.1 Time-to-market	7
	1.2.2 Design complexity	8
	1.3 Analog design automation	10
2	Problem definition	14
	2.1 Hierarchy, abstraction, and views	14
	2.2 The AMS design flow	16
3	Summary	25
2 A REU	USE-BASED DESIGN FRAMEWORK FOR ANALOG IC	Cs 27
1	Design automation	27
	1.1 Preliminary definitions	28
	1.2 The two sides of automation	29
	1.2.1 Knowledge-based synthesis	30
	1.2.2 Optimization-based synthesis	31
	1.2.3 Quality metrics for analog synthesis	34
	1.3 Knowledge versus optimization-based synthesis	35
2	Circuit reuse	38
	2.1 Preliminary definitions	38
	2.2 Digital design reuse	41
	2.3 Analog design reuse	42
	2.4 Other approaches to analog reuse	45

	3	The reuse-based design framework	49
		3.1 The analog reusable block	51
		3.2 The design reuse flow	54
		3.2.1 Adopted synthesis approaches	54
		3.2.2 The top-down path	56
		3.2.3 The bottom-up path	58
		3.2.4 The role of the analog reusable block	59
		3.3 The design for reusability methodology	60
	4	Summary	62
3 T	HE A	ANALOG REUSABLE BLOCK: BEHAVIORAL FACET	63
	1	Introduction: Why behavioral descriptions?	63
		1.1 Analog behavioral modeling taxonomy	66
	2	Facing design reuse	68
	4	2.1 The design reuse flow: ton-down electrical synthesis	68
		2.2 The design reuse flow: top down electrical synthesis	72
		2.2 Characteristics of the behavioral facet of the AMS	12
		reusable block	73
	3	Case study: a quadrature DA transmit interface	76
	5	3.1 System description	76
		3.2 Reusable macromodels	79
	4	Summary	88
4 T	'HE -	ANALOG REUSABLE BLOCK· STRUCTURAL FACET	89
	1	Introduction	80
	1	1.1 Adopted sizing approach	07 07
	2		02
	2	Design knowledge encapsulation	93
		2.1 Netlist-related elements	90
		2.1.1 Design variables	100
		2.1.2 Constraints	100
		2.2 Testoenen setups 2.2.1 Derformance feature elements	105
		2.2.1 Peripheral setup elements	100
		2.2.2 Component model and process data elements	111
		2.2.5 Design variables dependent variables	111
		and constraints	113
	3	Practical aspects of structural view reuse	117
	<u></u>	Summary	122
	т	Summury	144

5 THE	ANALOG REUSABLE BLOCK: LAYOUT FACET	123
1	Introduction	123
2	Lavout retargeting	125
	2.1 Device mismatch	125
	2.2 Loading effects	128
	2.3 Coupling effects	129
	2.4 Reliability	130
	2.5 Area occupation	131
3	Layout migration	132
4	Analog layout strategies	135
	4.1 Optimization-driven approaches	138
	4.2 Knowledge-driven approaches	140
5	Automated layout generation for design reuse	142
6	Layout template: definition and properties	144
7	Creating the layout template	150
	7.1 Device-level layout generation: primitives	158
	7.1.1 Reuse: migration issues	159
	7.1.2 Reuse: retargeting issues	160
	7.1.3 PDLP coding	162
	7.2 Device-level layout generation: blocks	170
	7.2.1 Reuse: migration issues	172
	7.2.2 Reuse: retargeting issues	172
	7.2.3 PDLB coding	173
	7.3 Layout template generation	182
	7.3.1 Reuse: migration issues	183
	7.3.2 Reuse: retargeting issues	185
	7.3.3 Layout template coding	187
8	Practical implementation of layout-reusable analog blocks	194
	8.1 Layout languages	194
	8.2 Implementation examples	196
9	Summary	205
6 DESI	GN EXAMPLES AND SILICON PROTOTYPE	207
1	Introduction	207
2	The demonstration vehicle	207
2	2.1 Application area and rationale for architecture selection	209
	2.2 System specifications and specifications of the analog	210
	back-end	214
	2.3 Hierarchy of the analog back-end	214

	4		343
	1	5.4 Demonstration of the parasitic-aware design flow	33/ 215
		3.3 Extraction of parasitics in the design process	332
		3.2 Extraction methods	329
		3.1 Layout parasitics	324
	3	Parasitic-aware sizing	324
		2.4 Experimental results	312
		2.3 An integrated approach	300
		2.2 Review of previous approaches	292
	2	2.1 Formulation of the problem	290
	2	Geometrically constrained sizing	200
, 11	1	Introduction	289
7 L A	VO	NIT-AWARE CIRCUIT SIZING	289
	7	Summary	288
	6	Costs and benefits	287
	5	Silicon prototype	279
		4.4 Automation prototype	277
		4.3 Design example (III): multi-standard retargeting of the analog back-end	267
		back-end	259
		4.1.2 Opamp migration to process B (0.5µm) 4.2 Design example (II): GSM retargeting of the analog	254
		4.1.1 Opamp retargeting in process A $(0.35\mu m)$	248
		of the opamp	247
		4.1 Design example (I): design retargeting and migration	
	4	Design examples	244
		3.2 Reusable blocks: analog back-end	237
	5	3.1 Reusable blocks: opamps	220
	3	Reusable blocks	228
		2.4.1 The CT-LP Inter	217
		2.4 Analysis of the analog back-end	216

#### Preface

Whether the widely cited Moore's Law –forecasting that the number of transistors that can be fit into a chip roughly doubles every two years– has actually represented a roadmap the semiconductor industry has struggled to comply with or a long-term prediction proven true, the fact is that this industry has accomplished spectacular breakthroughs in past decades, pervasively impacting most aspects of everyday life.

Despite these breakthroughs, the spiraling cost of integrated circuit (IC) design is slowly but surely wrapping a noose around the neck of the semiconductor industry. The economics of building today's even-more-complex ICs under even-more-stringent time-to-market requirements (perhaps the most impelling forces in modern semiconductor industry) are already so daunting that the 2003 ITRS report singled out the cost of chip design as "the greatest threat to the continuation of the semiconductor roadmap". The resulting design productivity gap –the gulf between what is possible to manufacture and what is possible to design– will certainly widen, slowing down this industry's phenomenal growth.

In the past, the industry has extracted itself from design cost traps by finding a way to automate portions of the IC design process, allowing designers to become more productive and driving costs back down. Today, the problem cannot be tackled by still relying on 20-year-old design automation technology or by simply hiring more qualified engineers. The design community believes that powerful computer-aided design (CAD) tools and capable CADbased methodologies do not suffice in order to successfully and utterly bridge the design gap, but that some kind of design paradigm shift must be urgently put on stage.

In this sense, reuse-based design practices are regarded as a promising solution, and concepts such as IP Block, Virtual Component, and Design

Reuse have become commonplace thanks to the significant advances in the digital arena. Although far from being completely settled, an important market has flourished around digital reuse that furnishes design companies with solutions to noticeably improve their productivity rate.

When it comes to analog and mixed-signal (AMS) design, the scenario is, unfortunately, not that optimistic. The current level of AMS CAD, lagging several generations behind digital design automation partly because of the very nature of AMS design -more subtle, hierarchically loose, and handicraftdemanding-, partly because of the comparatively smaller amount of R&D dedicated to AMS CAD, and the huge heterogeneity of AMS circuits, has so far hindered a similar level of consensus and development on AMS reusebased design, frequently influencing the idea that inheriting digital reuse concepts is impractical or simply unrealizable. It is necessary to remark, however, the importance of improving AMS design productivity: despite the relatively smaller silicon area dedicated to AMS circuitry, the time needed to design this circuitry dominates, in most cases, the total design time. Therefore, any research ultimately targeted at the improvement of the design productivity of ICs should consider AMS design productivity as a goal priority as well. Otherwise, design productivity will eventually get stuck on the AMS design bottleneck

In this scenario, the research reported in this book tries to demonstrate not only that reuse-based design in the AMS arena is possible, but also that by following such a design paradigm and making use of appropriate CAD tools, techniques, and methods, it is possible to break through the bottlenecks of AMS design and enhance the design productivity. The concept of reuse here cannot be simply based on plug-in pre-designed, fixed circuit blocks out of a design repository, but rather on recycling these blocks; that is, adopting a flexible methodology by which a circuit can be easily and seamlessly adapted to different design specifications, different environments, and different technology nodes and foundries, thereby completing a AMS design project in time.

This book presents a framework for the reuse-based design of AMS integrated circuits. This framework is founded on three key elements:

- first, a CAD-supported hierarchical design flow that facilitates the incorporation of AMS reusable blocks. Thanks to this design reuse flow, overall design time can be reduced and increasing AMS design complexity can be efficiently managed;
- second, a complete and clear definition of the AMS reusable block.
  Such definition is structured into three separate facets or views: the

behavioral, structural, and layout facets. Throughout block reuse, design information flows from one facet to another, progressively adapting it to the targeted performance and technology. Each facet is devised to suit a stage of the design reuse flow, at its corresponding hierarchical level. In this way, the behavioral and structural facets are used for top-down electrical synthesis and bottom-up verification, and the layout facet is used for bottom-up physical synthesis;

third, the set of methods, tools, and guidelines composing the design for reusability methodology, which allows producing fully reusable AMS blocks. This methodology relies on intensive facet parameterization as well as on the capture and encapsulation of design knowledge within each facet.

Although the book undertakes the problem from a general perspective, covering all different stages of the design flow, it makes special emphasis on AMS physical design reuse, as this is one of the most (if not the most) crucial, knowledge-intensive stages of the AMS design flow, thus posing a greater challenge to reuse-based design.

The framework is completed with a synthesis technique that aims at speeding up the design process of AMS ICs by reducing the time-consuming, errorprone iterations between electrical and physical synthesis, traditionally considered as non-miscible design stages. In this so-called layout-aware electrical synthesis, a simulation-based optimization algorithm explores the design space while specific and detailed information of the circuit layout –its geometric features and its layout-induced degradation on the circuit's performance– is used to improve the synthesized solution, yielding a correctby-construction physical implementation of the circuit during the first pass.

The framework has been put into practice and assessed on a well-known, commercial design environment (*Design Framework II* from Cadence®). Furthermore, the framework has been validated through an industrial-scale, functional silicon prototype, consisting in an universal IQ transmit interface for wireless communications.

The contents of this book are organized in seven chapters as follows.

Chapter 1 introduces the problem rationale by examining the evolution of the semiconductor industry, analyzing the current challenges, and delving into the causes of the design productivity gap. To set the background of the research, the chapter then proceeds to clearly define the problem by resorting to several key concepts such as hierarchy, abstraction level, and circuit view, and answering the question of why traditional AMS design methodologies cannot solve it.

Chapter 2 reviews the current state of AMS design automation technology and, in the light of this revision, presents the reuse-based design paradigm. The digital reuse scenario is then examined in order to give insight into the differing requirements of AMS reuse. Afterwards, the chapter surveys the state-of-the-art of AMS reuse-based design. Last, the reuse-based design framework proposed in this book is described.

Chapters 3, 4, and 5 respectively describe the behavioral, structural, and layout facets of the AMS reusable block. The description of each facet follows a three-part structure: what is and what is the facet used for, what requirements does reuse-based design impose on the facet, and how reusability can be built on the facet. Accompanying the descriptions, each chapter contains detailed illustrative examples.

Chapter 6 reports the experimental demonstration of the validity of the reuse-based design framework. This chapter comprises several design experiments, as well as the description and experimental verification results of the silicon prototype mentioned above, whose analog section has been designed under the proposed framework.

Finally, Chapter 7 presents and demonstrates the layout-aware synthesis technique.

The considerations presented in Chapters 4, 5, and 7 are complemented in Appendix A.

The work presented in this book has been partially supported by the TEC2004-01752 Project (funded by the Spanish Ministry of Education and Science with support from the European Regional Development Fund) and the MEDEA+ 2A101-SPIRIT Project.

### Chapter 1

#### Introduction

#### **1 PROBLEM OVERVIEW: THE DESIGN GAP**

Nowadays, the semiconductor industry and the design community are facing some very exciting and difficult challenges. For this industry to continue with its phenomenal historical growth and the well-known Moore's law, advances in all fronts are necessary. Although the integration of more and more functionalities onto a single chip is being proven as an effective strategy in terms of fabrication costs, the design effort has been continuously increasing. Both tightening time-to-market pressures and increasing design complexity are widening the gap between the available number of transistors and the ability to design them. This is even more pronounced in the area of analog and mixed-signal design, since design automation is still very far from its digital counterpart. Furthermore, analog and mixed-signal design methodologies are unable to cope with time-to-market and design complexity, the two fundamental forces driving the semiconductor industry.

In this chapter, the problem is investigated and properly defined and for that purpose this section provides the main motivations of the research reported in the book. First, an overview of the evolution of the semiconductor industry is given to set the background. Then, the design gap problem is discussed and, finally, the impact on analog and mixed-signal design is analyzed.

#### **1.1** Evolution of the semiconductor industry

In the nineteenth century, there were more technology achievements than in the nine centuries preceding it. Then, in the first twenty years of the twentieth century, we saw more advancement than in all of the nineteenth century. Now, paradigm shifts occur in only a few years' time. In the twenty-first century, it is expected that there will be almost 1000 times greater technological changes than in its predecessor. This fact also holds true for the industry of microelectronics, which, in the past 40 years, has experimented an incredible and rapid improvement in its products. Multiple evidences of this development are all around us. Semiconductor devices are becoming smaller, almost disappearing into the background. Computational power derived is being applied to many areas of human experience: communications, data storage, medicine, genomics, and so on. The electronic industry is now one of the largest industries in terms of output as well as employment in many nations. The importance of electronics in the economic, social, and even political development throughout the world will no doubt continue to increase.

Semiconductor devices have long been used in electronics. By 1947, the physics of semiconductors was sufficiently understood to allow Brattain and Bardeen to create an amplifying circuit utilizing a point-contact "transfer resistance" device that later became known as a transistor. In 1958, Kilby created the first integrated circuit (IC), ushering in the era of modern semiconductor industry.

The sustained growth of electronics has resulted principally from the industry's ability to decrease exponentially the minimum feature size it uses to fabricate integrated circuits, commonly referred as Moore's Law<sup>1</sup>. Gordon Moore made his famous observation in 1965, just six years after the first planar integrated circuit was completed. The press called his analysis the "Moore's Law", and the name has stuck. In his original paper [Moore65], Moore observed an exponential growth in the number of transistors per integrated circuit and predicted that this trend would continue. In his own words:

The complexity for minimum component costs has increased at a rate of roughly a factor of two per year [...] Certainly over the short term this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000.

That is, Gordon Moore predicted that the number of transistors that can be fit into a chip would roughly double every year. Later, in 1975, he updated this figure, so the prediction was that the number of transistors would double every two years [Moore75]. The plot in Fig. 1 illustrates this progress. It

<sup>&</sup>lt;sup>1.</sup> This Law actually refers to digital circuits implementing dynamic memories (DRAM), whose topological regularity allows a higher integration capacity, thus giving an idea of the maximum number of transistors that can be integrated in a given fabrication technology.